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ABSTRACT 
One of the major issues in using artificial neural networks is reducing the training and the 
testing times. Parallel processing is the most efficient approach for this purpose. 
In this paper, we explore the parallel implementation of the backpropagation algorithm 
with and without hidden layers [4][5] on MasPar MP-I. This implementation is based 
on the SIMD architecture, and uses a backpropagation model which is more exact 
theoretically than the serial backpropagation model. This results in a smoother 
convergence to the solution. Most importantly, the processing time is reduced both 
theoretically and experimentally by the order of 3000, due to architectural and data 
parallelism of the backpropagation algorithm. This allows large-scale simulation of 
neural networks in near real-time. 
1. INTRODUCTION 
Parallel processing is the most efficient approach to speed-up processing of algorithms 
whose calculations are, at least in part, independent from each other and can be 
performed simultaneously. A common form of parallelism is SIMD (Single Instruction 
Multiple Data) parallelism in which the same instruction is issued to all active 
processors. This instruction is then executed on all the processors simultaneously [I], 
PI ,  P I -  
The MasPar MP-1 is a massively parallel computer which supports SIMD parallelism. 
The MP-1 has 16K Processing Elements (PEs) which can perform 16384 operations 
simultaneously. While all the processors work on the same operation, each PE uses its 
own data [I], [2]. 
Parallel processing of neural network algorithms is an important research issue since 
neural networks are large networks in practice, and they are used in applications which 
are often supposed to be real-time. One of the most commonly used neural network 
algorithms is backpropagation[4], [ 5 ] .  
Since the operations per neuron on each layer of neurons are independent of each other, 
the backpropagation algorithm can be implemented in the SIMD architecture. There is 
another type of parallelism called data parallelism in the backpropagation algorithm, 
which is discussed in Section 3. 
The paper consists of six sections. Section 2 discusses the architecture of MP-1 in some 
detail as well as some software issues. Section 3 discusses the serial backpropagation 
algorithm, the parallel version of the backpropagation algorithm referred to as the 
SIMD-BP, and its implementation on MasPar MP-1. Section 4 discusses an investigation 
of the speed-up factor of the SIMD-BP algorithm as compared to the serial 
backpropagation implementation, the actual speed-up achieved by MP-I, and other 
related issues. Section 5 covers the SIMD delta rule algorithm, which corresponds to the 
SIMD-BP algorithm without hidden layers. Section 6 is conclusions. 
2. INTRODUCTION TO MASPAR MP-1 
- 
Massively parallel computers commonly use more than 1024 processors to obtain 
computational speed unachievable by conventional computers. The MasYar MP-1 
system is scalable from 1024 to 16384 processors and its peak performance scales 
linearly with the number of processors. A 16K processor system delivers 30,(XX) MIPS 
peak performance where a representative instruction is a 32-bit integer add. In terms of 
peak floating point performance, the 16K processor system delivers 1,500 MFLOPS in 
the single precision (32-bit) made and 650 MFLOPS in the double precision (64- 
bit)mode, in terms of the average of add and multiply times. 
The MP-I has a Single Instruction Multiple Data (SIMD) architecture that simplifies the 
highly replicated processors by eliminating their instruction logic and instruction 
memory. The processors in a SIMD system are called Processing Elements (PE.'s). 
The unique characteristics of the MP-I architecture are the combination of a scalable 
architecture in terms of the number of Processing Elements (PE's), system memory, and 
system communication bandwidth; "RISC-like" instruction set design that leverages 
optimizing compiler technology; and an architectural design amenable to a VLSI 
implementation. 
Figure 1 shows a block diagram of the MasPar system with five major subsystems. The 
following describes each of the major components: 
The Array Control Unit (ACU): The ACU is a 14 MIPS scalar processor with a 
RISC-style instruction set. It fetches and decodes MP- 1 instructions, computes addresses 
and scalar data values, issues control signals to the PE array, and monitors the status of 
the PE array. Most of the scalar ACU instructions execute in one 70 nsec clock. The 
ACU occupies one printed circuit board. 
The ACU performs two primary functions: either PE array control or independent 
program execution. The ACU controls the PE array by broadcasting all PE instructions. 
Independent program execution is possible since it is a full control processor capable of 
independent program execution. 
The ACU is a custom designed processor with the following major architectural 
characteristics: 
- Separate instruction and data spaces 
- 32-bit, two address, load/store, simple instruction set 
- 4 Gigabyte, virtual, instruction address space, using 4K bytes per page. 
The ACU has a microcoded implementation of its RISC-like instruction set due to the 
additional control requirements of the PE array. PE instructions typically require more 
than one clock cycle including floating point instructions which are well suited to a 
microcode implementation. 
Processor Array: The MP-1 processor array (Figure 2) is configurable from 1 to 16 
identical processor boards. Each processor board has 1024 PE's and associated memory 
arranged as 64 PE clusters (PEC's) of 16 PE's per cluster. The processors are 
interconnected via the X-Net neighborhood mesh and the global multistage crossbar 
router network. A processor board dissipates less than 50 watts; a full 16K PE array and 
ACU dissipate less than 1,000 watts. 
A PE cluster (Figure 3) is composed of 16 PE's and 16 processor memories (PMEM). 
The PE's are logically arranged as a 4 by 4 array for the X-Net two-dimensional mesh 
interconnection. Each PE has a large internal register file shown in the figure as PREG. 
Load and store instructions move data between PRES and PMEM. The ACU broadcasts 
instructions and data to all PE clusters and the PE's all conmbute to an incl.usive-OR 
reduction tree received by the ACU. The 16 PE's in a cluster share an access port to the 
multistage crossbar router. 
The MP-1 processor chip is a full custom design that contains 32 identical PE's (2 PE 
clusters) implemented in two-level metal 1 . 6 ~  CMOS and packaged in a 164 pin plastic 
quad flat pack. The die is 11.6 mm by 9.5 mm, and has 450,000 transistors. A 
conservative 70 nsec clock cycle yields low power and robust timing margins. 
Processor memory, PMEM, is implemented with lMbit DRAM'S that are arranged in the 
cluster so that each PE has 16 Kbytes of data memory. A processor board has 16 Mbytes 
of memory, and a 16 board system has 256 Mbytes of memory. The MP- 1 instruction set 
supports 32 bits of PE number and 32 bits of memory addressing per PE. 
The MP-1 processor element (PE) design is different than that of a conventional 
processor because a PE is mostly data path logic and has no instruction fetch or decode 
logic. Like present RISC processors, each PE has a large on-chip register set (PREG) 
and all computations operate on the registers. Load and store instructions move data 
between the external memory (PMEM) and the register set. The register architecture 
substantially improves performance by reducing the need to reference external memory. 
The compilers optimize register usage to minimize load/store traffic. 
Each PE has 40 32-bit registers available to the programmer and an additional 8 32-bit 
registers that are used internally to implement the MP-I instruction set. With 32 PE's per 
die, the resulting 48 Kbits of register occupy about 30% of the die area, but represent 
75% of the transistor count. Placing the registers on-chip yields an aggregate PEIPREG 
bandwidth of 117 gigabytes per second with 16K PE's. The registers are bit and byte 
addressable. 
Each PE provides floating point operations on 32 and 64 bit IEEE or VAX format 
operands and integer operations on 1, 8, 16, 32, and 64 bit operands. The PE floating 
poindinteger hardware has a @-bit MANTISSA unit, a 16-bit EXPONENT unit, a 4-bit 
ALU, a 1-bit LOGIC unit, and a FLAGS unit; these units perform floating point, integer, 
and boolean operations. The floating poindinteger unit uses more than half of the PS 
silicon area but provides substantially better performance than the bit-serial designs used 
in earlier massively parallel systems. 
Most data movement within occurs on the internal PE 4-bit NIBBLE BUS and the BIT 
BUS (Figure 4). During a 32-bit or 64-bit floating point or integer instruction, the ACU 
microcode engine steps the PE's through a series of operations on successive 4-bit 
nibbles to generate the full precision result. Because the MP-I instruction set focuses on 
conventional operand sizes of 8, 16, 32, and 64 bits, MasPar can implement subsequent 
PE's with smaller or larger ALU widths without changing the programmers instruction 
model. The internal 4-bit nature of the PE is not visible to the programmer, but does 
make the PE flexible enough to accommodate different front-end workstation data 
formats. The PE hardware supports both little-endian and big-endian format integers, 
VAX floating point F, D, and G formats, and IEEE single and double precision floating 
point formats. 
UNIX Subsystem (USS): An important aspect of the system is the use of an existing 
computer system (specifically a VAX station 3520 U L T R K ~ ~  workstation) that follows 
existing industry standards (e.g. X windows, TCPIP, etc.). The USS provides a 
complete, network and graphic based, software environment in which all the MasPar 
tools and utilities (e.g. compilers) execute. Part of the application executes as a 
conventional workstation application; most of the "operating system" functions are 
provided by the workstation's UNIX software. 
Communication Mechanism: The following sections describes the five major 
communications mechanisms. 
1. USS to ACU: Three different types of interactions occur between USS and the 
ACU which use three different hardware support. All are based on a standard bus 
interface (VME). The following describes each mechanism: 
I. Queues: Hardware queues are provided which allows USS process to 
quickly interact with the process running on the ACU. The programming 
model is similar to UNIX pipes but with hardware assist. 
11. Shared memory: The shared memory mechanism overlaps ACU memory 
addresses with USS memory addresses. This provides a straitforward 
mechanism for processes to share common data structures like file control 
block etc. 
111. DMA: A DMA mechanism is provided that permits fast bulk data transfers 
without using programmed I/O. 
2. ACU to PE array: Two basic capabilities are required for data movement 
between ACU and PE array: data distribution, DIST, array consensus detection 
which uses a global OR, GOR. 
- 
I. PE array: XNet XNet communications provide all PE's with direct 
connection to its eight nearest neighbors. Processors on the physical edge of 
the array have toroidal wrapped edge connections [L][2]. 
Three basic instruction types are provided to use the nearest neighbor 
connections [1][3]: 
a. XNET: The XNET instruction moves an operand from source to 
destination a specified distance in all active PE's. The instruction time 
is proportional to the distance times the operand size since all 
communication is done using single wire connections. 
b. XNETP: The XNETP instruction is pipelined so that a collection of 
PE's move an operand from source to destination over a specified 
distance. However the pattern of active and inactive PE's is very 
important since active PE's transmit data and inactive PE's act as 
pipeline stages. The instruction time is proportional to distance plus 
the operand size due to its pipelined nature. 
c. XNETC: The XNETC instruction is pipelined and is very similar to 
XNETP instruction except that a copy of the operand is left in all PE's 
acting as a pipeline stage. Again the instruction time is proportional to 
the distance plus the operand size. 
11. PE array: Global Router The global router is a circuit switched style 
network organized as a three stage hierarchy of crossbar switches. This 
mechanism provides direct point to point bidirectional communications. The 
1 
network diameter is - the number of PE's which requires a minimum of 
16 
16 communication cycles to do a permutation with all PE's. The basic 
instruction primitives are [ 1 ][3]: 
a. ropen: open a connection to a destination PE 
b. rsend: move data from the originator PE to the destination PE 
c. rfetch: move data from the destination PE to the originator PE 
d. rclose: terminate the communication 
111. PE array to I10 subsystem: Since the global router provides high 
performance random PE to PE communication, the global router is also used 
to provide a high performance communication mechanism into the 110 
sgbsystem. The interface is achieved by connecting the last stage of the 
global router to an I10 device, the 40 RAM. The programming model is 
identical to the model for using the global router. 
3. Array VO system: Refemng back to Figure 1, the 40 subsystem uses the 
following key components: the global router connection into the PE array (over 1 
G B  MB 
-), a large I10 RAM buffer (up to 256 MB), and a high speed (230 -) data 
sec sec 
communication channel between peripheral devices, a bus for device control (not 
for data movement). Using output as an example, the model for using the 110 
subsystem follows these steps: 
a. Device is opened by the USS (all 40 devices are UNIX controlled) 
b. The ACU moves data into the 40 RAM through the global router. 
c. Either the USS or an I10 processor (IOP) schedules data movement from the 
I10 RAM to the device (e.g. Disk); data through the MPIOC and control on 
the VME bus. 
d. The USS is notified when the transaction is complete. 
Note that all transactions from the 110 Ram to external I10 systems can occur 
asynchronously from PE array actions. This is a key attribute since data can move 
G B  into the VO RAM at speeds over 1 - then move at I10 device speeds, typically 
sec 
in the tens of megabytes per second or less, without affecting the performance of 
the PE array. These hardware mechanisms can support either typical synchronous 
UNIX I10 or newer (and faster) asynchronous software models. 
3. THE SERIAL AND THE SIMD-BP ALGORITHMS 
- 
The parallel version of the backpropagation algorithm (referred to as the SIMD-BP) is 
designed for MasPar MP- 1 with 16K PE's. Our design included backpropagation 
networks with one and no hidden layer. Without any hidden layer, the algorithm is the 
same as the delta rule [4] with output layer nonlinearities, and is further discussed in 
Section 5. Figure 5 shows the training procedures of the serial version of the 
backpropagation algorithm (BP) and its SIMD version (SIMD-BP). 
To better describe the SIMD-BP training algorithm, we discuss the algorithm with the 
example of the 10-class Colorado problem, which involves classifying each input pattern 
into one of ten possible classes. The data set consists of 1 188 patterns of length seven for 
training and 831 patterns for testing. Figure 6 shows the PE array of MP-1 in ii 128x128 
grid array as it was arranged for this problem. 
The first step is to modify the backpropagation algorithm so that i t  can be impkmented in 
a SIMD fashion. In standard backpropagation, an input pattern is presented to the 
network. Based on that pattern, the network computes an output pattern. The output 
pattern is compared to a desired pattern and an error vector is computed. The error is 
backpropagated through the network; based on the amount of error passing through each 
connection, the weights are changed. After that, the next pattern is presented to the 
network and this procedure is repeated for the new pattern. In SIMD version of this 
algorithm, the weights are not changed after each pattern. The weight changes are 
stored; after the completion of a sweep, they are added together and only then the 
weights are updated, based on the total weight change computed. 
The following is the derivation of the backpropagation algorithm to clarify the difference 
between the SIMD-BP version and the sequential version. 
Let us assume a network with N output neurons in a problem with P training patterns. 
The total squared error defined for one training sweep is defined as 
Where d{ is the desired output value for the nth output neuron for the p fh  training 
pattern, and the o{ stands for the actual output of the nth neuron for the pih training 
pattern. 
Below we first discuss the weight changes between the hidden and the output layers. 
Then, we describe the weight changes between the input and the hidden layer. The 
results can be easily generalized to more than one hidden layer. When there is no hidden 
layer, the first discussion is valid. Then, the hidden layer is the same as the input layer. 
Using the chain rule we can find the rate of change of E with respect to w,,, the weight 
connecting th_e j th hidden neuron to the i th  output neuron, as 
where 
We assume a sigmoidal activation function in the form 
where M is the number of hidden neurons, and xy is the j f h  input to the output neuron, in 
other words, the output of the j f h  hidden neuron. We get 
aof xy e 1'; J 
- 
-- = xPoql - o f ) .  I '  awi, 
+ e-  [ g w i j  + 0.1 1 ' 
Using Eqs. (3) and (6) in Eq. (2) gives 
aE 1 
- = -- C x Y o f ( 1  - of ) (d f  - o f ) .  
aw,, P P d  
Therefore, using the gradient descent algorithm, the weight change for wi, 
where p is a small constant called the step size. 
For the weights connecting the input layer to the hidden layer, the derivation is slightly 
more complicated. Let us assume that v,k is the weight connecting the k f h  input neuron 
to the j th hidden neuron. Then, we have 
where x: is the output of the j th hidden neuron for the pth training pattern and is given 
by 
where K is the number of input neurons (ie. the length of the input pattern), and i$ is the 





* In b i n a f i r c p r a u t i o n  o f  h e  mput pauern, h e  k blt has a value of 1 or 0, whereas in oonlinuos number representalion, this input is 
 he k component on the analog input pauem vector. 
The weight change for steepest descent is 
In other words, the network has to calculate the weight changes due to all the training 
patterns, add them up and update the weights based on the total weight change 
accumulated over the entire sweep. In practice, however, the weight update is performed 
after each training pattern in the serial implementation. In other words, using (7) and 
(1 3), the weight changes are computed as 
and 
It can be shown that if the step size p is sufficiently small, the weight update can be 
performed after each pattern and reach a minimum of the error function E after a series 
of very small steps. While this approach is proven to work, its speed is not only slow, 
but the minimum that it reaches might also be a different minimum than the minimum 
the exact algorithm would have found. Figure 7 shows the descent steps taken to move 
to the minimum of a paraboloid by the exact algorithm and the approximate version. 
The SIMD-BP, however, uses the exact method, mainly because it allows data 
parallelism. Each network computes a weight change vector for all the weights in the 
network, based on the training pattern it is given. After the sweep is complete, these 
weight change vectors are added together using a very fast MP-1 library routine called 
reduceAdd. Then, the weight vectors on all the networks are updated based on the 
weight change vector. This vector is sent to all PEs of MP- 1 using the XNET structure. 
The use of the exact algorithm results in data parallelism, and most of the speed-up 
achieved is due to this type of parallelism. It is also theoretically more accurate. Thus 
there are two different types of parallelism exploited in the SIMD-BP as follows: 
Architectural Parallelism: This parallelism is simply due to the parallel nature of 
the architecture of the multistage network. The computations performed in the 
neurons of each stage can be performed all at the same time. Since there are no 
connections between the neurons of the same stage, no communication overhead is 
necessary*. 
Figure 6 shows the architectural parallelism for the Colorado data set. Each network 
is simulated by 100 PEs, which is the size of the hidden layer of the backpropagation 
network. The total network for the 10-class Colorado set consisted of 7 input neurons, 
100 hidden neurons, and 10 output neurons. 
Data Parallelism: As discussed above, most of the speed-up is due to data 
parallelism. Since the weight changes do not occur until after the swee.p is over, 
there is no more data dependency between the operations performed for different 
patterns in the sweep. Consequently, these computations can all be done in parallel. 
Therefore we can now simulate more than one network at the same time. They all 
have the same initial random weights and ideally one input pattern to learn. These 
input patterns, however, are different from one network to another. Each network 
calculates weight changes for its weights based on the input pattern and the desired 
output pattern it  is assigned to. This is done for all the networks at the same time. 
After this step, the weight changes are accumulated from all the networks and the 
weights of all the networks are updated, simultaneously based on the accumulated 
weight changes from all the networks. It is important to keep in mind that !the degree 
of parallelism achieved depends on the number of processors assigned to each 
network and the number of training patterns in the training set. For example the 10- 
class Colorado problem has 1188 patterns in its training set and the number of PE's 
required for each network is 100. Therefore the maximum number of networks 
16384 
running simultaneously is -= 163. For simplicity, we chose to have: only 156 
100 
networks running simultaneously**. 
94 networks were given 8 patterns and the remaining 62 were given 7 patterns 
(7x62 + 8x94 = 11 88), which gives a degree of virtualization of 8. Hence, we are 
computing the weight changes for 156 patterns each clock cycle. Figure 6 shows the 
layout of the 156 networks in the MasPar PE array. 
In any parallel machine, the degree of parallelism is limited to the physical parallel 
resources of the machine. For example, in the MP-1 with 16K PEs, the maximum degree 
of parallelism achievable is 16384 since a maximum of 16384 operations can be run in 
parallel at any given time. The real degree of parallelism for a given algorithm is 
normally a lot less than the maximum degree possible. For example, in the Colorado 
problem, every network required 100 PEs, thus, allowing 156 parallel networks. In order 
to have one network per training pattern, we ideally would have required 
* 0% 4 arign a PE ro - ncurm in thc nctwork. Howcvcr, thi. dacs not bring a h i g h  r tg rc .  of plnllclurn than thc suc w k n  thcre is d y  w m y  ffi alsrgncd lo 
Uc relwarl. u thc numb of r e w a u  m rhc l u g s t  layer. Thu is due lo thc x r u l  rvmm of thc sup with mspcct to each orhcr md h e  w m u ~ c a i m o n r k a d  q u u e d  for 
ummdutirn bnwosll two Iaycn. 
** If we had chovn 163 letworks mnnrng s~mulwcaus ly ,  loadmg h m p t  p t l c m  uuo the PEr wrrectly would bsconr mom dificult and the canmumcauonpatlcrn m r n g  
Uc PEr would h v c  b s w m  mcgulu  w h c h  would have cnvvd h P E - I ~ P E  sommurucnt~an to k schrrcd rn rwrd ~ r t n l a c p s  nthcr rhpn one p d l s l  rlcp 
100x1 188 = 1 18800 PEs. Since this many PEs were not available, we implemented a 
concept referred to as virtualization. The idea is similar to that of virtual memory, where 
one assumes that there is a much larger memory space than what the machine's physical 
resources offgr. We assumed that 11 8800 PEs were arranged in a three dimensional PE 
grid array. The three-dimensional array is made of 8 layers (slices) of 128x128 PEs 
(Figure 8). Since there is actually one physical layer of PEs available, the PE array of 
MP-1 has to be programmed to emulate the layers of the 3-D grid serially. Thus we end 
up running 156 networks at a time and at any given time, the PE array is emulating a 
different layer of the virtualized PE grid. 
The data distribution among the PEs has to take this into account. Each PE receives the 
data for all the virtual PEs which it is going to emulate on all the virtual layers. Care 
must be taken in loading the data into the PEs, so that each PE receives only the data 
which the virtual PEs it is assigned to would have received. Also the programmer must 
be careful about the fact that in the last slice there might not be enough data to require 
the services of the entire PE array. In this case, those PEs which have run out of data, 
must be inactive for the computations of the last slice. 
Figure 5 shows the block diagram of the serial backpropagation and the SIMD version of 
backpropagation. The MP-1 program is designed to arrange the PE array to achieve the 
minimum degree of virtualization and thereby achieving the maximum degree of 
parallelism. It is written in a way that it detects and adjusts to the size of any given 
problem automatically. For this purpose, the program considers two parameters: 1.The 
size of the hidden layer of the network. 2.The number of training patterns. For example, 
for a classification problem with 500 training patterns and a network with the hidden 
layer of 20 neurons, the program requires no virtualization (virtualization degree of zero). 
Figure 9 shows the PE array arrangement for this problem. The remaining part of the 
MP-1 takes the degree of virtualization and a parameter called offset into acc'ount. The 
offset is the number of PEs in the last slice which still have data and should be kept active 
for the calculations of that slice. The program then performs the operations of each slice 
separately. It first deactivates the PEs not required for that slice and then has the ACU 
decode the instructions and send them to the PEs, which in turn perform the o:peration if 
their enable flag is high. The MP-1 program. thereby, is written in a way that it detects 
and adjusts to the size of any given problem automatically. 
Figure 6 shows how the networks are organized in the MP-1 implementation in the 
Colorado problem. The first 128 networks were chosen in a vertical layout fashion and 
the remaining 28 in the horizontal layout fashion. This produces the simplest 
communication pattern. An inverse layout pattern (first 128 horizontal and the rest 
vertical), would result in additional communication overhead to distribute the input 
patterns to all the PEs in each network. Further speed-up can be achieved by assigning 
10 x 10 square of PEs to each network instead of a 1 x 100 array of PEs. At the cost of a 
more complicated communication pattern, this could result in a slight speed-up. 
The way the networks are organized is such that the first PE in the all networks can easily 
be enabled. The input patterns are loaded into the first PEs of the networks using the 
parallel read command [I]: 
- 
cc = p-read(d, buf, nbytes) 
plural int cc; 
int d; 
plural char *buf; 
int nbytes; 
This command was used in the following format: 
if ( (iyproc==O) 11 ((iyproc>=hn)&&(ixproc==O)) ) 
Fstatus=p-read(fd, &x[slice:I[O], invecbt); 
The if statement enables the first PE of each network (Figure 6) .  ixproc and iyproc are the x and 
the y coordinates of each PE, respectively, in the 128x128 PE array. hn is the size of the hidden 
layer (in this case 100). invecbt is the size of the input vector in bytes, and slice is the degree of 
virtualization. Notice that the entire input vector is read into the first PE in one shot. 
After the loading of input data, The first PEs proceed to communicate the data to the rest of the 
PEs in their networks. This communication uses the xnetc command [I ] .  The xnetc command 
was used as follows: 
if ( (ixproc==O) && (iyproc >= hn) ) 
xnetcE[hn-l].x[slice][i] = x[slicel[i]; 
The if statements enable the first PEs of the networks. The letters "S" and "E" specify the 
direction in which data should be sent (South and East). hn-l is the step size, which means send 
100 - 1 = 99 PEs to the south or east. Notice that since xnetc is used, a copy of the 
communicated data is left in each relaying PE memory at the right location. 
The forward calculation of data also requires some communication which uses xnetp and xnetc. 
To calculate the total AW (the change in the weight matrix), we used two library routines from 
MP-1's mathematics library MPML [I]. These two routines are: 
void fp-matsumtovex ( ny, nx, B,  nxB, yoffB, xoffB, VX ) 
int ny, nx, nxB. yoffB, xoffB; 
plural float *B, *VX; 
and 
void fp-rnatsurntovey ( ny. nx, B, nxB, yoffB, xoffB. VY ) 
in1 ny, nx, nxB, yoffl3, xoffB; 
- plural float *B, *VY; 
The first routine adds the columns of the matrix B from the row yam and the column x o m  for ny 
rows and nx columns and puts the results in the x-oriented vector VX. The second routine adds 
the rows of this submatrix and puts in the y-oriented VY vector. 
For example, one could use the fp-matsumtovey library routine to add the processor numbers 
(iproc*) assigned to each processor row by row from the 41h row to the 1 w h  row, from the 61h 
PE in each row through the 1 2 0 ' ~  PE in that row and put the sum values in a Y-oriented vector in 
the oth column of the PE array. The steps to perform this operation are as follows: 
1 plural float B. VY; 
2 B = (plural float) iproc; 
3 fp-rnatsurntovey( 96 , 114. @B , 1 ,3.5, @VY ); 
In statement 1, the variables B and V Y  are declared across all processors. In statement 2, the 
iproc value of each PE is assigned to the variable B of that PE. In statemenl 3, the 
fp_matsumtovey function is used to add the values of the B variables in each row from the 41h to 
the 100 '~  row, and each row from the 6lh elemenl to the 1201h element and put the result of each 
row in the VY variable of the first PE of that row** (see Figure 10). 
The backward propagation of error and updating the weights uses the same routines in the reverse 
direction of the network. 
* In ths W m y  of MP.1 uch E cm bc idcnti6cd in two w a y .  Finr way is lo i a i f y  thz row numbcr i v m  .ud rhc wlur?nnurnbcr iyproc 0 t h  PE in hc two dimcnrionnl 
PE grid ~ h s  lccood ir lo i h t i E y  ~ - S M  nvmbcr iproc ol ~ h c  PE (- fig- 10). w h c ~  pro~=~xpro~*nxproc+~yproc+  1 
md W r O C  it fh nmbcr off#s in a row (in lffj,mchm. 128). Thxlorc rhc expcsmonr prm/3]/4IB ud ~ m / 3 8 9 / . B  we equivaknt ud bah pobr lo k vduc 
of the variable B o f b e  PE in rhs 4 row and t t ~  5 wlumn. 
** ThcRunbsrofpE.inthsY directim ny=1004=96 
the number of PE's in the X direclion KC= 120--6=l 14  
rh The slarting row yo@I=4-1=3; h e  first PE in each row is h e  0 PE 
rh The slarting PE number in every row XO@I=&~=~; h e   firs^ PE in each row is h e  0 PE 
4. TIME COMPLEXITY ANALYSIS 
In this sectiob we analyze the time complexity of the serial backpropagation (BP) and the 
SIMD-BP algorithms. Since most of the required time for any network is used to train the 
network, we only concentrate on the time complexity of the respective training procedures. 
Since the time taken to perform floating point addition and multiplication is a good indication of 
the time required by the training procedure, we estimate the number of such operations performed 
in each type of training procedure. 
The Serial BP algorithm 
Let us denote the number of input neurons to the network with p, the number of hidden neurons 
with nh (assuming one hidden layer in the network), the number of output neurons with no, and 
the number of training patterns in the training set with k. Since, in the first stage, a 
backpropagation network has to perform one multiplication for every connection, we get p x nh 
floating point multiplications for the first stage. To add the incoming signals to each neuron and 
subtract the result from a threshold, we need nh x p floating point additions for the first stage. In 
the same way, we can find nh x no floating point multiplications, anQ no x floating point 
additions for the second stage. Therefore we get a total of nh x 
multiplications, and nh x floating point additions. 
Let us denote the time required for a floating point addition by a and the time needed for a 
floating point multiplication by p. Since the error backpropagation through the net and weight 
changes require the same order of floating point additions and floating point multiplications as 
forward propagation, and since this procedure is repeated k times, once for each patte:m, the time 
complexity of the backpropagation network becomes 
The SIMD-BP algorithm 
To calculate the time complexity of the SIMD-backpropagation, in addition to the time 
required for floating point additions and multiplication, we have to consider the 
communication overhead. Let us first consider the additions and the multiplications. 
Since in SIMD-BP all the neurons of each stage operate in parallel, we only need p 
multiplications and p additions for the first stage and nh multiplications and nh additions 
for the second stage. Thus, the computation time for the process is on the order of 
[p + n h ]  x [a + Since the communication overhead is on the order of the length of a 
side of the PE array which is 128, the communication overhead is  on the order of 
nyprocxC, where C is the time it takes to communicate a float value from one PE to its 
immediate neighbor, and nyproc is  the length of the P E  array in the y direction 
(nyproc =128). 
Thus, we get 
where slice is the degree of virtualization. 
- TsIMD -BP = 
1 BP The order of estimated speed-up is to be measured by . Equations (16) and 
TSIMD -BP 
[ [P + nh ] x [a + + nyproc xC xsiice I 
(17) give 
For example, in the 10-class remote sensing problem, we have: p = 7, k = 1188, 
nh = 100, no = 10, slice = 8. Thus, 
1 1[7+IW]x[a+p]+128xCjx8  + nyproc xC xslice 
Since MasPar PE's are 4 bit processors, we can assume that a 32 bit floating point 
addition takes 4 clock cycles. Furthermore, let us assume that a floating point 
multiplication takes twice as long as a floating point addition, namely 8 clock cycles, and 
that each communication cycle to a neighboring PE using XNet requires 4 clock cycles. 
With the above assumptions, the ratio given by Eq. (1 8) becomes 
In our experiments with backpropagation on a Sun 3/60 station, each sweep of training 
for the 10-class problem takes an average of approximately 7 minutes and 30 seconds. 
On MasPar, on the other hand, every 100 sweeps takes an average of approximately 14 
seconds. This results in a speed-up factor in this particular case equal to 
Figure 11 shows the error curves of different SIMD-BP networks run for the two-stage 
network. As shown in this figure the error decay is a smoothly exponentially decaying 
function which is the characteristic of the exact algorithm. The error function of the 
serial network is only piecewise exponentially decaying. Figure 12 shows the: run times 
for different size hidden layers of the SIMD-BP. 
5. THE SIMD DELTA RULE ALGORITHM 
In a numberof applications, it is sometimes preferred to remove the hidden layer(s). 
Then, there are just the input and the output layers. The derivations of the Equations (1) 
through (7) still apply. The error function is defined as in (1) and the gradient descent 
algorithm results in the weight change of 
11 
P Aw.,  = -- C x?of(l  - of)(dT - of) .  
P p = l  
as before. Since there are no hidden layers, this weight change equation applies to all the 
weights in the network. The backpropagation algorithm for two-layer networks is also 
called the Delta rule algorithm [4]. 
Since there is no hidden layer in the two-layer network, the number of PE's assigned to 
each network on the MP- 1 PE grid depends on the number of neurons in the output layer 
of the network. This is determined by the coding scheme used for output. 
The time complexity of such a network is as follows. 
The serial delta rule algorithm 
As before we denote p to be the number of input neurons, no the number of output 
neurons, and k the number of training patterns in the training set. Since there are two 
layers of neurons, there is only one stage of connections between the layers. In this 
stage, the Delta rule performs one multiplication for every connection, hence p x nu 
floating point multiplications, and p x no floating point additions to add the incoming 
signals to the output neurons and subtract them from a threshold. 
If, as before, we denote the time required to perform a floating point addition and a 
floating point multiplication by a and P, respectively, the time complexity of the serial 
backpropagation network can be estimated as 
The SIMD delta rule algorithm 
Similar to the case of networks with hidden layers, in addition to the time required for 
floating point addition and multiplication, the communication overhead also has to be 
taken into account in the parallel algorithm. For this purpose, as before, the value C is 
introduced as the time required for a floating point value to be sent from a PE to its 
immediate neighbor. 
- 
Since the operations in the stage are performed in parallel, there are only p floating point 
multiplications and p floating point additions. Thus the total time required for all the 
additions and the multiplications is p x [ a  + P 1. Since the PE array is 
nxproc x nyproc, which is 128 x 128 in the 16K machine, the communication overhead 
is at most on the order of C x nyproc. Therefore, the time complexity can be estimated 
as 
where slice, is as, before the degree of virtualization. Hence, the theoretical speed-up 
factor can be estimated as 
TSIMD-BP = 0 slice x I 
6. CONCLUSIONS 
- 
Implementing neural network algorithms in massively parallel machines is very 
promising to reduce the implementation time from hours to minutes. This kind of 
speed-up is impossible to achieve with a serially fast neural network algorithm. 
The backpropagation algorithm has architectural parallelism and data parallelism in the 
way it is parallelized in this article. While architectural parallelism is limited by the size 
of the layers of the network, the data parallelism is only limited by the number of PEs 
available and the number of training patterns, which is often far more than the number of 
neurons in a layer. 
Massively parallel implementations of neural networks allow larger problems to be 
investigated in a short amount of time. Since the properties of neural networks often 
arise by the collective behavior of all the neurons, such implementations also have the 
potential of helping in the understanding of artificial and biological mechanisms of 
intelligence. 
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Figure 5. Flow chart of (a) serial BP and (b) SIMD-BP. 
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Figure 12. SIMD-BP run times. 
